JAN 2 9 2004 26

Januayr 14, 2004

To: Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/699,331 10/31/03

Ki-Tae Park et al.

A METHOD OF SENSE AND PROGRAM VERIFY WITHOUT A REFERENCE CELL FOR NON-VOLATILE SEMICONDUCTOR MEMORY

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 17, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 6,618,297 to Manea, "Method of Establishing Reference Levels for Sensing Multilevel Memory Cell States," discusses the establishment of boundary current levels directed to providing more than two memory states for a non-volatile memory.
- U.S. Patent 6,044,019 to Cernea et al., "Non-Volatile Memory with Improved Sensing and Method Therefor," discusses cancelling inherent noise fluctuations by averaging the sensing of current from a reference cell over a predetermined period of time, thus increasing the accuracy of sensing.
- U.S. Patent 5,712,815 to Bill et al., "Multiple Bits Percell Flash EEPROM Capable of Concurrently Programming and Verifying Memory Cells and Reference Cells," discusses an improved programming structure in a non-volatile memory array containing multiple bits per cell.
- U.S. Patent 5,124,945 to Schreck, "Method and Apparatus for Verifying the State of a Plurality of Electrically Programmable Memory Cells," discloses an apparatus directed to verifying the state of a plurality of electrically programmable memory cells.

HALO-02-005

- U.S. Patent 5,444,656 to Bauer et al., "Apparatus for Fast Internal Reference Cell Trimming," discusses a method to trim reference cells, especially for memories with multi bits per cell.
- U.S. Patent 6,075,727 to Morton et al., "Method and Apparatus for Writing an Erasable Non-Volatile Memory," discloses a method for writing to a bit of a non-volatile memory by alternately applying programming and erase voltages to a control gate wordline of a memory cell.
- U.S. 6,031,760 to Sakui et al., "Semiconductor Memory Device and Method of Programming the Same," discloses an electrically programmable nonvolatile semiconductor memory device, a method of programming the memory, and method of verify reading after programming operation of the memory device.
- U.S. Patent 6,009,015 to Sugiyama, "Program-Verify Circuit and Program-Verify Method," discusses a program-verify circuit for an electrically re-writable memory cell.

Sincerely

Stephen B. Ackerman,

Reg. No. 37761

Doctor Humber (Openinal) Form PTO-1449 MAHCH HALO-02-005 ENFORMATION DISCLOSURE CITATION Applicant IN AN APPLICATION Fixing Deep (Use several shouts if necessary) U. S. PATENT DOCUMENTS DOCUMENT HUMBER DATE NUME FLUND DATE

F APPROPRIATE CLABB BUBCLASS KINL Manea 365 189.09 365 185.21 365 185.03 365 185 365 365 FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY CUSS SUBCLASS YES OTHER DOCUMENTS (Including Author, Title, Dale, Portliners Pages, Elc.) EXAMER DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.